mirror of
https://github.com/emmansun/gmsm.git
synced 2025-04-26 12:16:20 +08:00
Update cbc_cipher_asm_arm64.s
This commit is contained in:
parent
90f0279cb2
commit
20ab2874fa
@ -221,7 +221,6 @@ cbc4BlocksLoop:
|
|||||||
cbcSm4Single:
|
cbcSm4Single:
|
||||||
MOVD rkSave, rk
|
MOVD rkSave, rk
|
||||||
EOR R0, R0
|
EOR R0, R0
|
||||||
MOVD srcPtr, R10
|
|
||||||
|
|
||||||
CMP $16, srcPtrLen
|
CMP $16, srcPtrLen
|
||||||
BEQ cbcSm4Single16
|
BEQ cbcSm4Single16
|
||||||
@ -233,7 +232,7 @@ cbcSm4Single:
|
|||||||
BEQ cbcSm4Single48
|
BEQ cbcSm4Single48
|
||||||
|
|
||||||
// 4 blocks
|
// 4 blocks
|
||||||
VLD1 (R10), [t0.S4, t1.S4, t2.S4, t3.S4]
|
VLD1 (srcPtr), [t0.S4, t1.S4, t2.S4, t3.S4]
|
||||||
VREV32 t0.B16, t0.B16
|
VREV32 t0.B16, t0.B16
|
||||||
VREV32 t1.B16, t1.B16
|
VREV32 t1.B16, t1.B16
|
||||||
VREV32 t2.B16, t2.B16
|
VREV32 t2.B16, t2.B16
|
||||||
@ -267,7 +266,7 @@ cbc4BlocksLoop64:
|
|||||||
B cbcSm4Done
|
B cbcSm4Done
|
||||||
|
|
||||||
cbcSm4Single16:
|
cbcSm4Single16:
|
||||||
VLD1 (R10), [t0.S4, t1.S4, t2.S4, t3.S4]
|
VLD1 (srcPtr), [t0.S4]
|
||||||
VREV32 t0.B16, t0.B16
|
VREV32 t0.B16, t0.B16
|
||||||
PRE_TRANSPOSE_MATRIX(t0, t1, t2, t3, x, y, XTMP6, XTMP7)
|
PRE_TRANSPOSE_MATRIX(t0, t1, t2, t3, x, y, XTMP6, XTMP7)
|
||||||
|
|
||||||
@ -291,7 +290,7 @@ cbc4BlocksLoop16:
|
|||||||
B cbcSm4Done
|
B cbcSm4Done
|
||||||
|
|
||||||
cbcSm4Single32:
|
cbcSm4Single32:
|
||||||
VLD1 (R10), [t0.S4, t1.S4, t2.S4, t3.S4]
|
VLD1 (srcPtr), [t0.S4, t1.S4]
|
||||||
VREV32 t0.B16, t0.B16
|
VREV32 t0.B16, t0.B16
|
||||||
VREV32 t1.B16, t1.B16
|
VREV32 t1.B16, t1.B16
|
||||||
PRE_TRANSPOSE_MATRIX(t0, t1, t2, t3, x, y, XTMP6, XTMP7)
|
PRE_TRANSPOSE_MATRIX(t0, t1, t2, t3, x, y, XTMP6, XTMP7)
|
||||||
@ -318,7 +317,7 @@ cbc4BlocksLoop32:
|
|||||||
B cbcSm4Done
|
B cbcSm4Done
|
||||||
|
|
||||||
cbcSm4Single48:
|
cbcSm4Single48:
|
||||||
VLD1 (R10), [t0.S4, t1.S4, t2.S4, t3.S4]
|
VLD1 (srcPtr), [t0.S4, t1.S4, t2.S4]
|
||||||
VREV32 t0.B16, t0.B16
|
VREV32 t0.B16, t0.B16
|
||||||
VREV32 t1.B16, t1.B16
|
VREV32 t1.B16, t1.B16
|
||||||
VREV32 t2.B16, t2.B16
|
VREV32 t2.B16, t2.B16
|
||||||
|
Loading…
x
Reference in New Issue
Block a user