mirror/gmsm
1
0
Fork 0
mirror of https://github.com/emmansun/gmsm.git synced 2025-04-22 02:06:18 +08:00
Code Issues Packages Projects Releases Wiki Activity
gmsm/sm4/gcm_arm64.s

971 lines
21 KiB
ArmAsm
Raw Normal View History

refine build tags
2024-03-05 09:47:49 +08:00
//go:build !purego
fix 1.17 error
2022-06-14 08:57:25 +08:00
align format
2022-01-21 11:24:10 +08:00
#include "textflag.h"
#define B0 V0
#define B1 V1
#define B2 V2
#define B3 V3
#define B4 V4
#define B5 V5
#define B6 V6
#define B7 V7
#define ACC0 V8
#define ACC1 V9
#define ACCM V10
#define T0 V11
#define T1 V12
#define T2 V13
#define T3 V14
#define POLY V15
#define ZERO V16
#define INC V17
#define CTR V18
#define K0 V19
#define K1 V20
#define K2 V21
#define K3 V22
#define NIBBLE_MASK V23
#define INVERSE_SHIFT_ROWS V24
#define M1L V25
#define M1H V26
#define M2L V27
#define M2H V28
#define R08_MASK V29
#define reduce() \
VEOR ACC0.B16, ACCM.B16, ACCM.B16 \
VEOR ACC1.B16, ACCM.B16, ACCM.B16 \
VEXT $8, ZERO.B16, ACCM.B16, T0.B16 \
VEXT $8, ACCM.B16, ZERO.B16, ACCM.B16 \
VEOR ACCM.B16, ACC0.B16, ACC0.B16 \
VEOR T0.B16, ACC1.B16, ACC1.B16 \
VPMULL POLY.D1, ACC0.D1, T0.Q1 \
VEXT $8, ACC0.B16, ACC0.B16, ACC0.B16 \
VEOR T0.B16, ACC0.B16, ACC0.B16 \
VPMULL POLY.D1, ACC0.D1, T0.Q1 \
VEOR T0.B16, ACC1.B16, ACC1.B16 \
VEXT $8, ACC1.B16, ACC1.B16, ACC1.B16 \
VEOR ACC1.B16, ACC0.B16, ACC0.B16 \
// func gcmSm4Finish(productTable *[256]byte, tagMask, T *[16]byte, pLen, dLen uint64)
TEXT ·gcmSm4Finish(SB),NOSPLIT,$0
#define pTbl R0
#define tMsk R1
#define tPtr R2
#define plen R3
#define dlen R4
MOVD $0xC2, R1
LSL $56, R1
MOVD $1, R0
VMOV R1, POLY.D[0]
VMOV R0, POLY.D[1]
VEOR ZERO.B16, ZERO.B16, ZERO.B16
MOVD productTable+0(FP), pTbl
MOVD tagMask+8(FP), tMsk
MOVD T+16(FP), tPtr
MOVD pLen+24(FP), plen
MOVD dLen+32(FP), dlen
VLD1 (tPtr), [ACC0.B16]
VLD1 (tMsk), [B1.B16]
LSL $3, plen
LSL $3, dlen
VMOV dlen, B0.D[0]
VMOV plen, B0.D[1]
ADD $14*16, pTbl
VLD1.P (pTbl), [T1.B16, T2.B16]
VEOR ACC0.B16, B0.B16, B0.B16
VEXT $8, B0.B16, B0.B16, T0.B16
VEOR B0.B16, T0.B16, T0.B16
VPMULL B0.D1, T1.D1, ACC1.Q1
VPMULL2 B0.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
reduce()
VREV64 ACC0.B16, ACC0.B16
VEOR B1.B16, ACC0.B16, ACC0.B16
VST1 [ACC0.B16], (tPtr)
RET
#undef pTbl
#undef tMsk
#undef tPtr
#undef plen
#undef dlen
sm4: rename asm macros files
2023-06-28 16:52:40 +08:00
#include "aesni_macros_arm64.s"
align format
2022-01-21 11:24:10 +08:00
sm4ni gcm
2022-04-28 17:52:11 +08:00
// func gcmSm4Init(productTable *[256]byte, rk []uint32, inst int)
align format
2022-01-21 11:24:10 +08:00
TEXT ·gcmSm4Init(SB),NOSPLIT,$0
#define pTbl R0
#define RK R1
#define I R2
MOVD productTable+0(FP), pTbl
MOVD rk+8(FP), RK
sm4ni gcm
2022-04-28 17:52:11 +08:00
MOVD inst+16(FP), R5
align format
2022-01-21 11:24:10 +08:00
MOVD $0xC2, I
LSL $56, I
VMOV I, POLY.D[0]
MOVD $1, I
VMOV I, POLY.D[1]
VEOR ZERO.B16, ZERO.B16, ZERO.B16
// Encrypt block 0 with the SM4 keys to generate the hash key H
sm4ni gcm
2022-04-28 17:52:11 +08:00
CMP $1, R5
BEQ sm4InitSM4E
align format
2022-01-21 11:24:10 +08:00
LOAD_SM4_AESNI_CONSTS()
VEOR B0.B16, B0.B16, B0.B16
VEOR B1.B16, B1.B16, B1.B16
VEOR B2.B16, B2.B16, B2.B16
VEOR B3.B16, B3.B16, B3.B16
EOR R3, R3
sm4InitEncLoop:
sm4: reduce duplicated code and add comments
2022-07-25 13:20:58 +08:00
SM4_ROUND(RK, R19, K0, K1, K2, B0, B1, B2, B3)
SM4_ROUND(RK, R19, K0, K1, K2, B1, B2, B3, B0)
SM4_ROUND(RK, R19, K0, K1, K2, B2, B3, B0, B1)
SM4_ROUND(RK, R19, K0, K1, K2, B3, B0, B1, B2)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R3
CMP $8, R3
BNE sm4InitEncLoop
VMOV B0.S[0], B0.S[2]
VMOV B1.S[0], B0.S[3]
VMOV B2.S[0], B0.S[0]
VMOV B3.S[0], B0.S[1]
sm4ni gcm
2022-04-28 17:52:11 +08:00
B sm4InitEncDone
sm4InitSM4E:
VEOR B0.B16, B0.B16, B0.B16
VLD1.P 64(RK), [T0.S4, T1.S4, T2.S4, T3.S4]
Fix compile error
2022-04-29 17:29:08 +08:00
WORD $0x6085c0ce //SM4E V0.4S, V11.4S
WORD $0x8085c0ce //SM4E V0.4S, V12.4S
WORD $0xa085c0ce //SM4E V0.4S, V13.4S
WORD $0xc085c0ce //SM4E V0.4S, V14.4S
sm4ni gcm
2022-04-28 17:52:11 +08:00
VLD1.P 64(RK), [T0.S4, T1.S4, T2.S4, T3.S4]
Fix compile error
2022-04-29 17:29:08 +08:00
WORD $0x6085c0ce //SM4E V0.4S, V11.4S
WORD $0x8085c0ce //SM4E V0.4S, V12.4S
WORD $0xa085c0ce //SM4E V0.4S, V13.4S
WORD $0xc085c0ce //SM4E V0.4S, V14.4S
sm4ni gcm
2022-04-28 17:52:11 +08:00
VREV32 B0.B16, B0.B16
VREV64 B0.B16, B0.B16
sm4InitEncDone:
align format
2022-01-21 11:24:10 +08:00
// Multiply by 2 modulo P
VMOV B0.D[0], I
ASR $63, I
VMOV I, T1.D[0]
VMOV I, T1.D[1]
VAND POLY.B16, T1.B16, T1.B16
VUSHR $63, B0.D2, T2.D2
VEXT $8, ZERO.B16, T2.B16, T2.B16
xts/gcm: arm64 use VSRI/VSLI
2024-09-24 08:32:42 +08:00
VSLI $1, B0.D2, T2.D2
VEOR T1.B16, T2.B16, B0.B16
align format
2022-01-21 11:24:10 +08:00
// Karatsuba pre-computation
VEXT $8, B0.B16, B0.B16, B1.B16
VEOR B0.B16, B1.B16, B1.B16
ADD $14*16, pTbl
VST1 [B0.B16, B1.B16], (pTbl)
SUB $2*16, pTbl
VMOV B0.B16, B2.B16
VMOV B1.B16, B3.B16
MOVD $7, I
initLoop:
// Compute powers of H
SUBS $1, I
VPMULL B0.D1, B2.D1, T1.Q1
VPMULL2 B0.D2, B2.D2, T0.Q1
VPMULL B1.D1, B3.D1, T2.Q1
VEOR T0.B16, T2.B16, T2.B16
VEOR T1.B16, T2.B16, T2.B16
VEXT $8, ZERO.B16, T2.B16, T3.B16
VEXT $8, T2.B16, ZERO.B16, T2.B16
VEOR T2.B16, T0.B16, T0.B16
VEOR T3.B16, T1.B16, T1.B16
VPMULL POLY.D1, T0.D1, T2.Q1
VEXT $8, T0.B16, T0.B16, T0.B16
VEOR T2.B16, T0.B16, T0.B16
VPMULL POLY.D1, T0.D1, T2.Q1
VEXT $8, T0.B16, T0.B16, T0.B16
VEOR T2.B16, T0.B16, T0.B16
VEOR T1.B16, T0.B16, B2.B16
VMOV B2.B16, B3.B16
VEXT $8, B2.B16, B2.B16, B2.B16
VEOR B2.B16, B3.B16, B3.B16
VST1 [B2.B16, B3.B16], (pTbl)
SUB $2*16, pTbl
BNE initLoop
RET
#undef I
#undef RK
#undef pTbl
// func gcmSm4Data(productTable *[256]byte, data []byte, T *[16]byte)
TEXT ·gcmSm4Data(SB),NOSPLIT,$0
#define pTbl R0
#define aut R1
#define tPtr R2
#define autLen R3
#define H0 R4
#define pTblSave R5
#define mulRound(X) \
VLD1.P 32(pTbl), [T1.B16, T2.B16] \
VREV64 X.B16, X.B16 \
VEXT $8, X.B16, X.B16, T0.B16 \
VEOR X.B16, T0.B16, T0.B16 \
VPMULL X.D1, T1.D1, T3.Q1 \
VEOR T3.B16, ACC1.B16, ACC1.B16 \
VPMULL2 X.D2, T1.D2, T3.Q1 \
VEOR T3.B16, ACC0.B16, ACC0.B16 \
VPMULL T0.D1, T2.D1, T3.Q1 \
VEOR T3.B16, ACCM.B16, ACCM.B16
MOVD productTable+0(FP), pTbl
MOVD data_base+8(FP), aut
MOVD data_len+16(FP), autLen
MOVD T+32(FP), tPtr
sm4: gcm data disable pass initial tag
2022-07-28 09:37:03 +08:00
VEOR ACC0.B16, ACC0.B16, ACC0.B16
//VLD1 (tPtr), [ACC0.B16] // originally we passed in tag initial value
align format
2022-01-21 11:24:10 +08:00
CBZ autLen, dataBail
MOVD $0xC2, H0
LSL $56, H0
VMOV H0, POLY.D[0]
MOVD $1, H0
VMOV H0, POLY.D[1]
VEOR ZERO.B16, ZERO.B16, ZERO.B16
MOVD pTbl, pTblSave
CMP $13, autLen
BEQ dataTLS
CMP $128, autLen
BLT startSinglesLoop
B octetsLoop
dataTLS:
ADD $14*16, pTbl
VLD1.P (pTbl), [T1.B16, T2.B16]
VEOR B0.B16, B0.B16, B0.B16
MOVD (aut), H0
VMOV H0, B0.D[0]
MOVW 8(aut), H0
VMOV H0, B0.S[2]
MOVB 12(aut), H0
VMOV H0, B0.B[12]
MOVD $0, autLen
B dataMul
octetsLoop:
CMP $128, autLen
BLT startSinglesLoop
SUB $128, autLen
VLD1.P 32(aut), [B0.B16, B1.B16]
VLD1.P 32(pTbl), [T1.B16, T2.B16]
VREV64 B0.B16, B0.B16
VEOR ACC0.B16, B0.B16, B0.B16
VEXT $8, B0.B16, B0.B16, T0.B16
VEOR B0.B16, T0.B16, T0.B16
VPMULL B0.D1, T1.D1, ACC1.Q1
VPMULL2 B0.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
mulRound(B1)
VLD1.P 32(aut), [B2.B16, B3.B16]
mulRound(B2)
mulRound(B3)
VLD1.P 32(aut), [B4.B16, B5.B16]
mulRound(B4)
mulRound(B5)
VLD1.P 32(aut), [B6.B16, B7.B16]
mulRound(B6)
mulRound(B7)
MOVD pTblSave, pTbl
reduce()
B octetsLoop
startSinglesLoop:
ADD $14*16, pTbl
VLD1.P (pTbl), [T1.B16, T2.B16]
singlesLoop:
CMP $16, autLen
BLT dataEnd
SUB $16, autLen
VLD1.P 16(aut), [B0.B16]
dataMul:
VREV64 B0.B16, B0.B16
VEOR ACC0.B16, B0.B16, B0.B16
VEXT $8, B0.B16, B0.B16, T0.B16
VEOR B0.B16, T0.B16, T0.B16
VPMULL B0.D1, T1.D1, ACC1.Q1
VPMULL2 B0.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
reduce()
B singlesLoop
dataEnd:
CBZ autLen, dataBail
VEOR B0.B16, B0.B16, B0.B16
ADD autLen, aut
dataLoadLoop:
MOVB.W -1(aut), H0
VEXT $15, B0.B16, ZERO.B16, B0.B16
VMOV H0, B0.B[0]
SUBS $1, autLen
BNE dataLoadLoop
B dataMul
dataBail:
VST1 [ACC0.B16], (tPtr)
RET
#undef pTbl
#undef aut
#undef tPtr
#undef autLen
#undef H0
#undef pTblSave
// func gcmSm4Enc(productTable *[256]byte, dst, src []byte, ctr, T *[16]byte, rk []uint32)
TEXT ·gcmSm4Enc(SB),NOSPLIT,$0
#define pTbl R0
#define dstPtr R1
#define ctrPtr R2
#define srcPtr R3
#define rk R4
#define tPtr R5
#define srcPtrLen R6
#define aluCTR R7
#define aluTMP R8
#define H0 R9
#define H1 R10
#define pTblSave R11
#define rkSave R12
#define mulRoundSingleWithoutRev(X) \
VEOR ACC0.B16, X.B16, X.B16 \
VEXT $8, X.B16, X.B16, T0.B16 \
VEOR X.B16, T0.B16, T0.B16 \
VPMULL X.D1, T1.D1, ACC1.Q1 \
VPMULL2 X.D2, T1.D2, ACC0.Q1 \
VPMULL T0.D1, T2.D1, ACCM.Q1 \
reduce() \
#define mulRoundSingle(X) \
VREV64 X.B16, X.B16 \
mulRoundSingleWithoutRev(X) \
MOVD productTable+0(FP), pTbl
MOVD dst+8(FP), dstPtr
MOVD src_base+32(FP), srcPtr
MOVD src_len+40(FP), srcPtrLen
MOVD ctr+56(FP), ctrPtr
MOVD T+64(FP), tPtr
MOVD rk_base+72(FP), rk
MOVD $0xC2, H1
LSL $56, H1
MOVD $1, H0
VMOV H1, POLY.D[0]
VMOV H0, POLY.D[1]
VEOR ZERO.B16, ZERO.B16, ZERO.B16
MOVD pTbl, pTblSave
MOVD rk, rkSave
// Current tag, after AAD
VLD1 (tPtr), [ACC0.B16]
VEOR ACC1.B16, ACC1.B16, ACC1.B16
VEOR ACCM.B16, ACCM.B16, ACCM.B16
// Prepare initial counter, and the increment vector
VLD1 (ctrPtr), [CTR.B16]
VEOR INC.B16, INC.B16, INC.B16
MOVD $1, H0
VMOV H0, INC.S[3]
VREV32 CTR.B16, CTR.B16
VADD CTR.S4, INC.S4, CTR.S4
sm4ni gcm
2022-04-28 17:52:11 +08:00
align format
2022-01-21 11:24:10 +08:00
// Skip to <8 blocks loop
CMP $128, srcPtrLen
LOAD_SM4_AESNI_CONSTS()
BLT encNibblesLoop
// There are at least 8 blocks to encrypt
encOctetsLoop:
SUB $128, srcPtrLen
// Prepare 8 counters
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, B4.S4
VADD B4.S4, INC.S4, B5.S4
VADD B5.S4, INC.S4, B6.S4
VADD B6.S4, INC.S4, B7.S4
VADD B7.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
PRE_TRANSPOSE_MATRIX(B4, B5, B6, B7, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
encOctetsEnc8Blocks:
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B0, B1, B2, B3, B4, B5, B6, B7)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B1, B2, B3, B0, B5, B6, B7, B4)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B2, B3, B0, B1, B6, B7, B4, B5)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B3, B0, B1, B2, B7, B4, B5, B6)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
BNE encOctetsEnc8Blocks
align format
2022-01-21 11:24:10 +08:00
VREV32 B0.B16, B0.B16
VREV32 B1.B16, B1.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
VREV32 B4.B16, B4.B16
VREV32 B5.B16, B5.B16
VREV32 B6.B16, B6.B16
VREV32 B7.B16, B7.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B4, B5, B6, B7, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
// XOR plaintext and store ciphertext
VLD1.P 32(srcPtr), [T1.B16, T2.B16]
VEOR B0.B16, T1.B16, B0.B16
VEOR B1.B16, T2.B16, B1.B16
VST1.P [B0.B16, B1.B16], 32(dstPtr)
VLD1.P 32(srcPtr), [T1.B16, T2.B16]
VEOR B2.B16, T1.B16, B2.B16
VEOR B3.B16, T2.B16, B3.B16
VST1.P [B2.B16, B3.B16], 32(dstPtr)
VLD1.P 32(srcPtr), [T1.B16, T2.B16]
VEOR B4.B16, T1.B16, B4.B16
VEOR B5.B16, T2.B16, B5.B16
VST1.P [B4.B16, B5.B16], 32(dstPtr)
VLD1.P 32(srcPtr), [T1.B16, T2.B16]
VEOR B6.B16, T1.B16, B6.B16
VEOR B7.B16, T2.B16, B7.B16
VST1.P [B6.B16, B7.B16], 32(dstPtr)
VLD1.P 32(pTbl), [T1.B16, T2.B16]
VREV64 B0.B16, B0.B16
VEOR ACC0.B16, B0.B16, B0.B16
VEXT $8, B0.B16, B0.B16, T0.B16
VEOR B0.B16, T0.B16, T0.B16
VPMULL B0.D1, T1.D1, ACC1.Q1
VPMULL2 B0.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
mulRound(B1)
mulRound(B2)
mulRound(B3)
mulRound(B4)
mulRound(B5)
mulRound(B6)
mulRound(B7)
MOVD pTblSave, pTbl
reduce()
CMP $128, srcPtrLen
BGE encOctetsLoop
encNibblesLoop:
CBZ srcPtrLen, encDone
ADD $14*16, pTbl
// Preload H and its Karatsuba precomp
VLD1.P (pTbl), [T1.B16, T2.B16]
CMP $64, srcPtrLen
BLT encStartSingles
SUB $64, srcPtrLen
// Prepare 4 counters
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
encNibblesEnc4Blocks:
sm4: reduce duplicated code and add comments
2022-07-25 13:20:58 +08:00
SM4_ROUND(rk, R19, K0, K1, K2, B0, B1, B2, B3)
SM4_ROUND(rk, R19, K0, K1, K2, B1, B2, B3, B0)
SM4_ROUND(rk, R19, K0, K1, K2, B2, B3, B0, B1)
SM4_ROUND(rk, R19, K0, K1, K2, B3, B0, B1, B2)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
BNE encNibblesEnc4Blocks
VREV32 B0.B16, B0.B16
VREV32 B1.B16, B1.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
// XOR plaintext and store ciphertext
VLD1.P 32(srcPtr), [K1.B16, K2.B16]
VEOR B0.B16, K1.B16, B0.B16
VEOR B1.B16, K2.B16, B1.B16
VST1.P [B0.B16, B1.B16], 32(dstPtr)
VLD1.P 32(srcPtr), [K1.B16, K2.B16]
VEOR B2.B16, K1.B16, B2.B16
VEOR B3.B16, K2.B16, B3.B16
VST1.P [B2.B16, B3.B16], 32(dstPtr)
mulRoundSingle(B0)
mulRoundSingle(B1)
mulRoundSingle(B2)
mulRoundSingle(B3)
encStartSingles:
CBZ srcPtrLen, encDone
// Prepare 4 counters
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
encSinglesEnc4Blocks:
sm4: reduce duplicated code and add comments
2022-07-25 13:20:58 +08:00
SM4_ROUND(rk, R19, K0, K1, K2, B0, B1, B2, B3)
SM4_ROUND(rk, R19, K0, K1, K2, B1, B2, B3, B0)
SM4_ROUND(rk, R19, K0, K1, K2, B2, B3, B0, B1)
SM4_ROUND(rk, R19, K0, K1, K2, B3, B0, B1, B2)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
BNE encSinglesEnc4Blocks
VREV32 B0.B16, B0.B16
VREV32 B1.B16, B1.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
VMOV B0.B16, K0.B16
CMP $16, srcPtrLen
BLT encTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingle(K0)
VMOV B1.B16, K0.B16
CMP $16, srcPtrLen
BLT encTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingle(K0)
VMOV B2.B16, K0.B16
CMP $16, srcPtrLen
BLT encTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingle(K0)
VMOV B3.B16, K0.B16
CMP $16, srcPtrLen
BLT encTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingle(K0)
encTail:
CBZ srcPtrLen, encDone
VEOR T0.B16, T0.B16, T0.B16
VEOR T3.B16, T3.B16, T3.B16
MOVD $0, H1
SUB $1, H1
ADD srcPtrLen, srcPtr
TBZ $3, srcPtrLen, ld4
MOVD.W -8(srcPtr), H0
VMOV H0, T0.D[0]
VMOV H1, T3.D[0]
ld4:
TBZ $2, srcPtrLen, ld2
MOVW.W -4(srcPtr), H0
VEXT $12, T0.B16, ZERO.B16, T0.B16
VEXT $12, T3.B16, ZERO.B16, T3.B16
VMOV H0, T0.S[0]
VMOV H1, T3.S[0]
ld2:
TBZ $1, srcPtrLen, ld1
MOVH.W -2(srcPtr), H0
VEXT $14, T0.B16, ZERO.B16, T0.B16
VEXT $14, T3.B16, ZERO.B16, T3.B16
VMOV H0, T0.H[0]
VMOV H1, T3.H[0]
ld1:
TBZ $0, srcPtrLen, ld0
MOVB.W -1(srcPtr), H0
VEXT $15, T0.B16, ZERO.B16, T0.B16
VEXT $15, T3.B16, ZERO.B16, T3.B16
VMOV H0, T0.B[0]
VMOV H1, T3.B[0]
ld0:
MOVD ZR, srcPtrLen
VEOR T0.B16, K0.B16, K0.B16
VAND T3.B16, K0.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingle(K0)
encDone:
VST1 [ACC0.B16], (tPtr)
RET
// func gcmSm4Dec(productTable *[256]byte, dst, src []byte, ctr, T *[16]byte, rk []uint32)
TEXT ·gcmSm4Dec(SB),NOSPLIT,$0
MOVD productTable+0(FP), pTbl
MOVD dst+8(FP), dstPtr
MOVD src_base+32(FP), srcPtr
MOVD src_len+40(FP), srcPtrLen
MOVD ctr+56(FP), ctrPtr
MOVD T+64(FP), tPtr
MOVD rk_base+72(FP), rk
MOVD $0xC2, H1
LSL $56, H1
MOVD $1, H0
VMOV H1, POLY.D[0]
VMOV H0, POLY.D[1]
VEOR ZERO.B16, ZERO.B16, ZERO.B16
MOVD pTbl, pTblSave
MOVD rk, rkSave
// Current tag, after AAD
VLD1 (tPtr), [ACC0.B16]
VEOR ACC1.B16, ACC1.B16, ACC1.B16
VEOR ACCM.B16, ACCM.B16, ACCM.B16
// Prepare initial counter, and the increment vector
VLD1 (ctrPtr), [CTR.B16]
VEOR INC.B16, INC.B16, INC.B16
MOVD $1, H0
VMOV H0, INC.S[3]
VREV32 CTR.B16, CTR.B16
VADD CTR.S4, INC.S4, CTR.S4
// Skip to <8 blocks loop
CMP $128, srcPtrLen
LOAD_SM4_AESNI_CONSTS()
BLT decNibblesLoop
// There are at least 8 blocks to encrypt
decOctetsLoop:
SUB $128, srcPtrLen
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, B4.S4
VADD B4.S4, INC.S4, B5.S4
VADD B5.S4, INC.S4, B6.S4
VADD B6.S4, INC.S4, B7.S4
VADD B7.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
PRE_TRANSPOSE_MATRIX(B4, B5, B6, B7, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
decOctetsEnc8Blocks:
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B0, B1, B2, B3, B4, B5, B6, B7)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B1, B2, B3, B0, B5, B6, B7, B4)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B2, B3, B0, B1, B6, B7, B4, B5)
SM4_8BLOCKS_ROUND(rk, R19, K0, K1, K2, K3, B3, B0, B1, B2, B7, B4, B5, B6)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
BNE decOctetsEnc8Blocks
align format
2022-01-21 11:24:10 +08:00
VREV32 B0.B16, T1.B16
VREV32 B1.B16, T2.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(T1, T2, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
VREV32 B4.B16, B4.B16
VREV32 B5.B16, B5.B16
VREV32 B6.B16, B6.B16
sm4: improve throughput #146
2023-08-03 15:17:01 +08:00
VREV32 B7.B16, B7.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B4, B5, B6, B7, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
VLD1.P 32(srcPtr), [B0.B16, B1.B16]
VEOR B0.B16, T1.B16, T1.B16
VEOR B1.B16, T2.B16, T2.B16
VST1.P [T1.B16, T2.B16], 32(dstPtr)
VLD1.P 32(pTbl), [T1.B16, T2.B16]
VREV64 B0.B16, B0.B16
VEOR ACC0.B16, B0.B16, B0.B16
VEXT $8, B0.B16, B0.B16, T0.B16
VEOR B0.B16, T0.B16, T0.B16
VPMULL B0.D1, T1.D1, ACC1.Q1
VPMULL2 B0.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
mulRound(B1)
VLD1.P 32(srcPtr), [B0.B16, B1.B16]
VEOR B2.B16, B0.B16, T1.B16
VEOR B3.B16, B1.B16, T2.B16
VST1.P [T1.B16, T2.B16], 32(dstPtr)
mulRound(B0)
mulRound(B1)
VLD1.P 32(srcPtr), [B0.B16, B1.B16]
VEOR B4.B16, B0.B16, T1.B16
VEOR B5.B16, B1.B16, T2.B16
VST1.P [T1.B16, T2.B16], 32(dstPtr)
mulRound(B0)
mulRound(B1)
VLD1.P 32(srcPtr), [B0.B16, B1.B16]
VEOR B6.B16, B0.B16, T1.B16
VEOR B7.B16, B1.B16, T2.B16
VST1.P [T1.B16, T2.B16], 32(dstPtr)
mulRound(B0)
mulRound(B1)
MOVD pTblSave, pTbl
reduce()
CMP $128, srcPtrLen
BGE decOctetsLoop
decNibblesLoop:
CBZ srcPtrLen, decDone
ADD $14*16, pTbl
// Preload H and its Karatsuba precomp
VLD1.P (pTbl), [T1.B16, T2.B16]
CMP $64, srcPtrLen
BLT decStartSingles
SUB $64, srcPtrLen
// Prepare 4 counters
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
decNibblesEnc4Blocks:
sm4: reduce duplicated code and add comments
2022-07-25 13:20:58 +08:00
SM4_ROUND(rk, R19, K0, K1, K2, B0, B1, B2, B3)
SM4_ROUND(rk, R19, K0, K1, K2, B1, B2, B3, B0)
SM4_ROUND(rk, R19, K0, K1, K2, B2, B3, B0, B1)
SM4_ROUND(rk, R19, K0, K1, K2, B3, B0, B1, B2)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
BNE decNibblesEnc4Blocks
VREV32 B0.B16, B0.B16
VREV32 B1.B16, B1.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
// XOR plaintext and store ciphertext
VLD1.P 32(srcPtr), [K1.B16, K2.B16]
VREV64 K1.B16, B4.B16
VREV64 K2.B16, B5.B16
VEOR B0.B16, K1.B16, B0.B16
VEOR B1.B16, K2.B16, B1.B16
VST1.P [B0.B16, B1.B16], 32(dstPtr)
VLD1.P 32(srcPtr), [K1.B16, K2.B16]
VREV64 K1.B16, B6.B16
VREV64 K2.B16, B7.B16
VEOR B2.B16, K1.B16, B2.B16
VEOR B3.B16, K2.B16, B3.B16
VST1.P [B2.B16, B3.B16], 32(dstPtr)
mulRoundSingleWithoutRev(B4)
mulRoundSingleWithoutRev(B5)
mulRoundSingleWithoutRev(B6)
mulRoundSingleWithoutRev(B7)
decStartSingles:
CBZ srcPtrLen, decDone
// Prepare 4 counters
VMOV CTR.B16, B0.B16
VADD B0.S4, INC.S4, B1.S4
VADD B1.S4, INC.S4, B2.S4
VADD B2.S4, INC.S4, B3.S4
VADD B3.S4, INC.S4, CTR.S4
// encryption first 4 blocks
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
PRE_TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
EOR R13, R13
MOVD rkSave, rk
decSinglesEnc4Blocks:
sm4: reduce duplicated code and add comments
2022-07-25 13:20:58 +08:00
SM4_ROUND(rk, R19, K0, K1, K2, B0, B1, B2, B3)
SM4_ROUND(rk, R19, K0, K1, K2, B1, B2, B3, B0)
SM4_ROUND(rk, R19, K0, K1, K2, B2, B3, B0, B1)
SM4_ROUND(rk, R19, K0, K1, K2, B3, B0, B1, B2)
align format
2022-01-21 11:24:10 +08:00
ADD $1, R13
CMP $8, R13
BNE decSinglesEnc4Blocks
VREV32 B0.B16, B0.B16
VREV32 B1.B16, B1.B16
VREV32 B2.B16, B2.B16
VREV32 B3.B16, B3.B16
sm4: arm64 transpose matrix use VZIP1 VZIP2
2022-07-25 16:37:23 +08:00
TRANSPOSE_MATRIX(B0, B1, B2, B3, K0, K1, K2, K3)
align format
2022-01-21 11:24:10 +08:00
VMOV B0.B16, K0.B16
CMP $16, srcPtrLen
BLT decTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VREV64 K1.B16, B5.B16
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingleWithoutRev(B5)
VMOV B1.B16, K0.B16
CMP $16, srcPtrLen
BLT decTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VREV64 K1.B16, B5.B16
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingleWithoutRev(B5)
VMOV B2.B16, K0.B16
CMP $16, srcPtrLen
BLT decTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VREV64 K1.B16, B5.B16
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingleWithoutRev(B5)
VMOV B3.B16, K0.B16
CMP $16, srcPtrLen
BLT decTail
SUB $16, srcPtrLen
VLD1.P 16(srcPtr), [K1.B16]
VREV64 K1.B16, B5.B16
VEOR K0.B16, K1.B16, K0.B16
VST1.P [K0.B16], 16(dstPtr)
mulRoundSingleWithoutRev(B5)
decTail:
CBZ srcPtrLen, decDone
// Assuming it is safe to load past dstPtr due to the presence of the tag
VLD1 (srcPtr), [B5.B16]
VEOR B5.B16, K0.B16, B0.B16
VEOR T3.B16, T3.B16, T3.B16
MOVD $0, H1
SUB $1, H1
TBZ $3, srcPtrLen, decLd4
VMOV B0.D[0], H0
MOVD.P H0, 8(dstPtr)
VMOV H1, T3.D[0]
VEXT $8, ZERO.B16, B0.B16, B0.B16
decLd4:
TBZ $2, srcPtrLen, decLd2
VMOV B0.S[0], H0
MOVW.P H0, 4(dstPtr)
VEXT $12, T3.B16, ZERO.B16, T3.B16
VMOV H1, T3.S[0]
VEXT $4, ZERO.B16, B0.B16, B0.B16
decLd2:
TBZ $1, srcPtrLen, decLd1
VMOV B0.H[0], H0
MOVH.P H0, 2(dstPtr)
VEXT $14, T3.B16, ZERO.B16, T3.B16
VMOV H1, T3.H[0]
VEXT $2, ZERO.B16, B0.B16, B0.B16
decLd1:
TBZ $0, srcPtrLen, decLd0
VMOV B0.B[0], H0
MOVB.P H0, 1(dstPtr)
VEXT $15, T3.B16, ZERO.B16, T3.B16
VMOV H1, T3.B[0]
decLd0:
VAND T3.B16, B5.B16, B5.B16
VREV64 B5.B16, B5.B16
VEOR ACC0.B16, B5.B16, B5.B16
VEXT $8, B5.B16, B5.B16, T0.B16
VEOR B5.B16, T0.B16, T0.B16
VPMULL B5.D1, T1.D1, ACC1.Q1
VPMULL2 B5.D2, T1.D2, ACC0.Q1
VPMULL T0.D1, T2.D1, ACCM.Q1
reduce()
decDone:
VST1 [ACC0.B16], (tPtr)
RET
Reference in New Issue Copy Permalink